3

Storing Less in-the-Head: An Area-Efficient Hardware Architecture for SDitH-v2
Fast and Efficient Hardware Implementation of HQC