Storing Less in-the-Head: An Area-Efficient Hardware Architecture for SDitH-v2

Publication
Preprint