


Implementing Post-Quantum Cryptography and Security of Quantum Computers



Sanjay Deshpande


Department of Electrical & Computer Engineering

Northwestern University


Modern Cryptography

- Symmetric-key cryptography
- Public-key cryptography
 - Shor's algorithm can potentially break existing pre-quantum public-key cryptosystems (e.g., RSA)
- **Quantum-safe Cryptography to the rescue!**
 - Quantum Cryptography
 - Post-quantum cryptography
 - Algorithms run on classical computers
- Post-Quantum Cryptography standardization efforts are in progress around the world

NIST




NIST Post-Quantum Cryptography Standardization



- Submitted candidates belong to two categories
 - **PQ-KEM: Post-Quantum Key Encapsulation Mechanism**
 - PQ-DSS: Post-Quantum Digital Signature Scheme
- Evaluation Criteria
 - Security
 - **Hardware and Software implementation efficiency and security**
 - Cost (key size, signature size, etc.)


Secure and Efficient Implementations of Cryptographic Algorithms

- Target platforms:
 - CPU
 - Microcontrollers
 - **Field-Programmable Gate Array (FPGA)**
 - Application Specific Integrated Circuit (ASIC)
- Essential in improving security, performance and energy efficiency.




Today's Talk

■ Selected for standardization by NIST




Hamming Quasi-Cyclic (HQC)

Hamming Quasi-Cyclic (HQC)



Key Encapsulation Mechanism



Hamming Quasi Cyclic (HQC)

- A code-based KEM scheme based on the syndrome decoding hard problem.
- Construction is based on concatenated codes:
 - Shortened Reed Solomon code and
 - Duplicated Reed-Muller code

Parameter Set	Security	n	w	$ ek $	$ dk $	$ ct $
HQC-1	128	17,669	66	2,241B	2,321B	4,433B
HQC-3	192	35,851	100	4,514B	4,602B	8,978B
HQC-5	256	57,637	131	7,237B	7,333B	14,421B
X25519	128	–	–	32B	32B	32B

n - degree of the polynomial

w - weight

keypair – (ek,dk)

ct - ciphertext

☐ *Quantum-safe*

☒ *Not Quantum-safe*

Syndrome Decoding Problem

- h, x, y are polynomials in $\mathbb{F}_2[X]/(X^n-1)$
- Setup:
 - h – sampled from a pseudo-random number generator (PRNG)
 - x, y – fixed weight vectors (sparse polynomials) whose locations are sampled from a PRNG

$$\begin{array}{ccccccc} & x & & & h & & y \\ \blacksquare \blacksquare \blacksquare \blacksquare \blacksquare \blacksquare \blacksquare \blacksquare & + & \square \square \square \square \square \square \square \square & \times & \blacksquare \blacksquare \blacksquare \blacksquare \blacksquare \blacksquare \blacksquare \blacksquare & = & S = x + h.y \\ \blacksquare \blacksquare \blacksquare \blacksquare \blacksquare \blacksquare \blacksquare \blacksquare & & & & & & \blacksquare \blacksquare \blacksquare \blacksquare \blacksquare \blacksquare \blacksquare \blacksquare \end{array}$$

-  pseudorandom polynomial
-  Sparse fixed-weight polynomial
-  Sparse fixed-weight polynomial

h and S are public
 x and y are secret
Given h and S , finding x and y is
hard!

Key Generation


```
HQC-KEM.Keygen()
Input: None.
Output: Encapsulation key  $ek_{KEM}$ , decapsulation key  $dk_{KEM}$ .

▷ Sample  $seed_{KEM}$ 
1.  $seed_{KEM} \leftarrow \mathcal{B}^{|seed|}$ 

▷ Compute  $seed_{PKE}$  and randomness  $\sigma$ 
2.  $ctx_{KEM} \leftarrow \text{XOF.Init}(seed_{KEM})$ 
3.  $(ctx_{KEM}, seed_{PKE}) \leftarrow \text{XOF.GetBytes}(ctx_{KEM}, |seed|)$ 
4.  $(ctx_{KEM}, \sigma) \leftarrow \text{XOF.GetBytes}(ctx_{KEM}, |k|)$ 

▷ Compute HQC-PKE keypair
5.  $(ek_{PKE}, dk_{PKE}) \leftarrow \text{HQC-PKE.Keygen}(seed_{PKE})$ 

▷ Compute HQC-KEM keypair
6.  $ek_{KEM} \leftarrow ek_{PKE}$ 
7.  $dk_{KEM} \leftarrow (ek_{KEM}, dk_{PKE}, \sigma, seed_{KEM})$ 
8. return  $(ek_{KEM}, dk_{KEM})$ 
```



Encapsulation

```
HQC-KEM.Encaps(ek_KEM)
Input: Encapsulation key ek_KEM.
Output: Shared secret key K, ciphertext c_KEM.

▷ Sample message m and salt
1. m ← $ B^{|k|}
2. salt ← $ B^{|salt|}

▷ Compute shared key K and ciphertext c_KEM
3. (K, θ) ← G(H(ek_KEM) || m || salt)
4. cpke ← HQC-PKE.Encrypt(ek_KEM, m, θ)
5. c_KEM ← (cpke, salt)

6. return (K, c_KEM)
```


```
HQC-PKE.Encrypt(ek_PKE, m, θ)
Input: Encryption key ek_PKE, message m, randomness θ.
Output: Ciphertext cpke.

▷ Parse encryption key ek_PKE
1. seed_PKE_ek ← ek_PKE[0 : |seed|]
2. ctx_PKE_ek ← XOF.Init(seed_PKE_ek)
3. (ctx_PKE_ek, h) ← SampleVect(ctx_PKE_ek, R)
4. s ← ek_PKE[|seed| : |seed| + |s|]



▷ Compute ciphertext cpke
5. ctx_θ ← XOF.Init(θ)
6. (ctx_θ, r2) ← SampleFixedWeightVect(ctx_θ, R_uv)
7. (ctx_θ, e) ← SampleFixedWeightVect(ctx_θ, R_uv)
8. (ctx_θ, r1) ← SampleFixedWeightVect(ctx_θ, R_uv)
9. u ← r1 + h · r2
10. v ← C.Encode(m) + Truncate(s · r2 + e, l)
11. cpke ← (u, v)

12. return cpke
```

Encrypt



Decapsulation



```
HQC-KEM.Decaps(dk_KEM, ck_KEM)
Input: Decapsulation key dk_KEM, ciphertext ck_KEM.
Output: Shared secret key K'.

1. Parse decapsulation key dk_KEM
2. dk_KEM ← dk_KEM[0 : |ck_KEM|] + |dk_KEM|
3. σ ← dk_KEM[|ck_KEM| + |dk_KEM| : |ck_KEM| + |dk_KEM| + |σ|]

4. Parse ciphertext ck_KEM
5. ck_KEM ← ck_KEM[0 : |ck_KEM|]
6. salt ← ck_KEM[|ck_KEM| : |ck_KEM| + |salt|]

7. Compute message m'
8. m' ← HQC-PKE.Decrypt(dk_PKE, ck_PKE)

9. Compute shared key K' and ciphertext c'_KEM
10. (K', θ') ← G(H(ck_KEM) || m' || salt)
11. c'_KEM ← HQC-PKE.Encrypt(ek_KEM, m', θ')
12. c'_KEM ← (c'_KEM, salt)

13. Compute rejection key K̃
14. K̃ ← J(H(ck_KEM) || σ || ck_KEM)
15. if m' = ⊥ or if c'_KEM ≠ ck_KEM
16.   K' ← K̃
17. endif
18. return K'
```

```
HQC-PKE.Decrypt(dk_PKE, ck_PKE)
Input: Decryption key dk_PKE, ciphertext ck_PKE.
Output: Message m.

1. Parse decryption key dk_PKE
2. seed_PKE,sk ← dk_PKE[0 : |seed|]
3. ct_PKE,sk ← XOF.Init(seed_PKE,sk)
4. (ct_PKE,sk,y) ← SampleFixedWeightVect(ct_PKE,sk,R_ω)

5. Parse ciphertext ck_PKE
6. u ← ck_PKE[0 : |u|]
7. v ← ck_PKE[|u| : |u| + |v|]

8. Compute plaintext m
9. m ← C.Decode(v - Truncate(u · y, f))

10. return m
```


```
HQC-PKE.Encrypt(ek_PKE, m, θ)
Input: Encryption key ek_PKE, message m, randomness θ.
Output: Ciphertext ck_PKE.

1. Parse encryption key ek_PKE
2. seed_PKE,sk ← ek_PKE[0 : |seed|]
3. ct_PKE,sk ← XOF.Init(seed_PKE,sk)
4. (ct_PKE,sk,b) ← SampleFixedWeightVect(ct_PKE,sk,R_ω)
5. s ← ek_PKE[|seed| : |seed| + |s|]

6. Compute ciphertext ck_PKE
7. ct_PKE ← XOF.Init(θ)
8. (ct_PKE,r2) ← SampleFixedWeightVect(ct_PKE,R_ω)
9. (ct_PKE,e) ← SampleFixedWeightVect(ct_PKE,R_ω)
10. (ct_PKE,r1) ← SampleFixedWeightVect(ct_PKE,R_ω)
11. u ← r1 + h · r2
12. v ← C.Encode(m) + Truncate(s · r2 + e, f)
13. ck_PKE ← (u,v)

14. return ck_PKE
```

Performance Comparison HQC vs Elliptic Curve Cryptography



Server



Client

$$K' \leftarrow \text{Decap}(A_{SK}, C)$$

 **K' - Decapsulated Key**


*Key generation is performed offline on the server side

$$(K, C) \leftarrow \text{Encap}(A_{PK})$$

 **K - Encapsulated Key
C - Ciphertext**



Operations Per Second Comparison
on a CPU




Operating frequency:
CPU: Intel Core i7-11850H – 2.5 GHz

*Performance varies considerably by hardware platform and implementation constraints, and should be taken as a rough indication only.


■ X25519 [SAC'15] ■ HQC - Optimized Software [NIST'25] ■ HQC - Reference Software [NIST'25]

Hardware Acceleration Using FPGAs





Field Programmable Gate Array (FPGA)

- FPGA is a reconfigurable substrate
- **Reconfigurable** functions, interconnection of functions, input/output
- Depending on application, they can offer **higher throughput**





FPGA Throughput – Example 1

- Compute $y = f(x)$ for $x = [x_0, x_1, x_2, x_3, x_4, x_5, x_6, x_7]$




FPGA Throughput – Example 2




FPGA Implementation Performance and Evaluation Metrics

- Area
- Time
- Time-Area product
 - $\text{Time} * \max\{\text{LUT}/4, \text{FF}/8\} + 128 * \text{BRAM} + 100 * \text{DSP}$
- For reference (AMD Artix 7 200 T FPGA):
 - Look up Tables (LUTs) = 215,360
 - Digital Signal Processing Blocks (DSPs) = 740
 - Flipflops (FFs) = 269,200
 - Block RAM (BRAM) = 365 (each block can store 36 Kb)






FPGA Design Flow



Hardware Platform Configurations and Interfaces

- $\Leftrightarrow$ represents the interface — the link between the CPU and the hardware accelerator
- Communication protocol depends on placement:
 - AXI (Advanced eXtensible Interface)
 - PCIe (Peripheral Component Interconnect Express)
 - UART (Universal Asynchronous Receiver/Transmitter)
 - ...
- Standardized protocols enable IP reuse and easier verification across different systems




Hardware vs Software Development

	CPU	GPU	FPGA	ASIC
Engineering time	short	medium	long	very long
Compilation time	short	short	long	very long
Debugging	easy	medium	hard	very hard
Maintainability	easy	medium	hard	very hard




Hardware Implementation


HQC




HQC Primitives



Key Generation



Encapsulation




Decapsulation

Performance Bottleneck.
95-96% across different parameter sets

Performance Bottleneck

Polynomial Multiplication



Polynomial Multiplication

A & B are polynomials in $\mathbb{F}_2[X]/(X^n-1)$

$$A(x) = a_0 + a_1x + a_2x^2 + \dots + a_nx^n$$

$$B(x) = b_0 + b_1x + b_2x^2 + \dots + b_nx^n$$

$$c(x) = A(x) \cdot B(x) = \sum_{k=0}^{n+n} c_k x^k \quad \text{Where each } c_k = \sum_{i=0}^k a_i b_{k-i}$$

Polynomial Multiplication – Schoolbook Technique

A & B are polynomials in $\mathbb{F}_2[X]/(X^n-1)$


$$A(x)=a_0+a_1x$$

$$B(x)=b_0+b_1x$$

$$C(x)=a_1b_1x^2 + (a_1b_0 + a_0b_1)x + a_0b_0$$

Overall complexity = $O(n^2)$

Complexity of polynomial multiplication



Parameter Set	n	w
HQC-1	17,669	66
HQC-3	35,851	100
HQC-5	57,637	131

Polynomial Multiplication – Karatsuba Algorithm

A & B are polynomials in $\mathbb{F}_2[X]/(X^n-1)$


$$A(x) = a_0 + a_1x$$

$$B(x) = b_0 + b_1x$$

$$C(x) = \underbrace{a_1b_1}_{c_2}x^2 + \underbrace{(a_1b_0 + a_0b_1)}_{c_1}x + \underbrace{a_0b_0}_{c_0}$$

$$c_1 = (a_0 + a_1)(b_0 + b_1) - c_0 - c_2$$

Complexity of polynomial multiplication



$$\begin{aligned} \text{Schoolbook} &= O(n^2) \\ \text{Karatsuba} &= O(n^{1.585}) \end{aligned}$$

Parameter Set	n	w
HQC-1	17,669	66
HQC-3	35,851	100
HQC-5	57,637	131

■ Schoolbook Method ■ Karatsuba

Polynomial Multiplication – Toom-Cook Algorithm


A & B are polynomials in $\mathbb{F}_2[X]/(X^n-1)$

$$A(x) = a_0 + a_1x + a_2x^2 + \dots + a_nx^n$$

$$B(x) = b_0 + b_1x + b_2x^2 + \dots + b_nx^n$$

Parameter Set	n	w
HQC-1	17,669	66
HQC-3	35,851	100
HQC-5	57,637	131

Complexity of polynomial multiplication



Schoolbook = $O(n^2)$
 Karatsuba = $O(n^{1.585})$
 Toom-Cook = $O(n^{1.465})$

■ Schoolbook Method ■ Karatsuba ■ Toom-Cook

Polynomial Multiplication - Can we do better?

A & B are polynomials in $\mathbb{F}_2[X]/(X^n-1)$


$$A(x) = a_0 + a_1x + a_2x^2 + \dots + a_nx^n$$

$$B(x) = 0 + b_1x + 0 + \dots + b_mx^m$$

One of the inputs to the polynomial multiplier is a sparse fixed weight vector.

Parameter Set	n	w
HQC-1	17,669	66
HQC-3	35,851	100
HQC-5	57,637	131

Complexity of polynomial multiplication



$$\begin{aligned} \text{Karatsuba} &= O(n^{1.585}) \\ \text{Toom-Cook} &= O(n^{1.465}) \end{aligned}$$


Polynomial Multiplication involving Sparse Polynomials

A & B are polynomials in $\mathbb{F}_2[X]/(X^n-1)$


$$A(x) = a_0 + a_1x + a_2x^2 + \dots + a_nx^n$$

$$B(x) = 0 + b_1x + 0 + \dots + b_mx^m$$

$$c(x) = \sum_{i=0}^{w-1} A(x) \ll \text{index}[i]$$




Parameter Set	<i>n</i>	<i>w</i>
HQC-1	17,669	66
HQC-3	35,851	100
HQC-5	57,637	131



Karatsuba = $O(n^{1.585})$
 Toom-Cook = $O(n^{1.465})$
 Sparse poly mult = $O(n.w)$

Sparse F_2 Polynomial Multiplication with Reduction




Indices of non-zero elements are used to shift non-sparse polynomial to imitate the multiplication.

Sparse F_2 Polynomial Multiplication with Interleaved Reduction

Field polynomial: X^n-1 :
allows folding and adding
the polynomial for reduction

The multiplication and
the modular reduction is
interleaved.

- Reduction in area
- Reduction in memory utilization




Indices of non-zero elements
are used to shift non-sparse
polynomial to imitate the
multiplication.

Addition is an XOR because
all polynomials are in F_2 .

Sparse F_2 Polynomial Multiplication Hardware Design


Performance parameter



Hardware design of sparse polynomial multiplication module

HQC-1

Time and Area Scaling



Parameter Set	n	w
HQC-1	17,669	66
HQC-3	35,851	100
HQC-5	57,637	131


Fast Fourier Transform (FFT)/ Number Theoretic Transform (NTT)

Recall: **Schoolbook Technique**

$$A(x)=a_0+a_1x \quad B(x)=b_0+b_1x$$


- 1) Multiplication: $C(x)=a_1b_1x^2 + (a_1b_0 + a_0b_1)x + a_0b_0$
- 2) Reduction: $C(x) \% X^{n-1}$

$$\text{Complexity} = O(n^2)$$



Is it possible to apply NTT/FFT type multiplication to HQC?

Parameter Set	n	w
HQC-1	17,669	66
HQC-3	35,851	100
HQC-5	57,637	131




Karatsuba $= O(n^{1.585})$
Toom-Cook $= O(n^{1.465})$
Sparse poly mult $= O(n.w)$
FFT/NTT $= O(n.\log n)$

- Cannot directly apply NTT (Number Theoretic Transform) to binary field polynomial multiplication
 - Requires a finite field with special roots of unity
- Chen et. al [CCK21] proposed using **Frobenius Additive FFTs (FAFFT)**.


Frobenius Additive FFT (FAFFT)

- Convert to new polynomial basis – **Cantor Basis**.
- **FFT Encode** and **FFT Decode** are used to reduce the number of evaluations.




Performance FAFFT vs Sparse Multiplication

- Implemented in hardware by Ras et. al [RLC+25]
- Taking advantage of sparsity doesn't lead to non-constant time behavior on hardware.
 - Weight of the sparse polynomial is fixed.



Key Generation, Encapsulation, and Decapsulation




Joint Design – Sweep

FPGA: AMD Artix 7


HQC-1

- Joint Design – combines Keygen, Encap, and Decap into one.
- Shared module among different primitives.
 - SHAKE256
 - Polynomial Multiplication
 - Encapsulation
 - Polynomial Addition
- W – performance parameter
- Time-Area product
 - $\text{Time} * \max\{\text{LUT}/4 + 128 * \text{BRAM} + 100 * \text{DSP}, \text{FF}/8\}$

Higher is better




Lower is better




Joint Design – Comparison with other HQC Hardware Designs

FPGA: AMD Artix 7

HQC-1




Side-Channel Evaluation




Side Channel Evaluation


- **Side-channel** attacks are based on the **implementation** of a system
- It is not a brute-force attack or a theoretical weakness based attack
- Observe **unintentional features** such as timing, power, etc




HQC Primitives



Key Generation




Encapsulation




Decapsulation

- Performance Bottleneck
- ⚡ Side-channel attack target

Power Side-Channel Evaluation




Threat Model




Interesting place to observe for side-channels

- Attacking the variable rotation in the sparse polynomial multiplication in the decapsulation operation




Power Side-Channel Attack on HQC Decapsulation


- Attacking the variable rotation in the sparse polynomial multiplication in the decapsulation operation




Attack Setup and Working




Stage 1:
Trace Acquisition




Stage 2:
Preprocessing
(before alignment)



After Alignment




Stage 3: CPA Key
Recovery




What can we do about it?

- Could be thwarted using robust implementation with **side-channel countermeasures**
- Countermeasures:
 - **Masking**
 - **Shuffling** sparse indices for each run of decapsulation
 - Random **shifting** for non-sparse polynomial before multiplication


Summary



Key Generation




Encapsulation



Decapsulation




- Design of performance and security critical aspects of HQC implementation

Hardware Implementation Contributions to PQC Standardization Effort




Future Research Directions – PQC

- Implementation and side-channel evaluation of PQC algorithms, proposing countermeasures, and developing robust implementations




Quantum Computer Cybersecurity




Cloud-based Access to Quantum Computers

- Quantum Computers are rapidly being deployed as cloud-based accelerators today
 - Many companies are pushing for Quantum Computer as a Service (QCaaS) deployments
- But there are no security considerations in QCaaS today
 - Possibly malicious users can now access quantum computing hardware remotely
 - Can attack other users, or try to reverse engineer the infrastructure




Workflow of Cloud-Based Quantum Computers


Quantum Cloud Infrastructure



Potential Threat Landscape




The CIA Triad



- A Quantum Computer Trusted Execution environment [IEEE CAL'23] ← *Best of CAL*
- Dynamic Pulse Switching for Protection of Quantum Computation on Untrusted Clouds [IEEE HOST'24]
- Protecting quantum computers with a trusted controller [IEEE QCE'24]
- Trusted execution environments for quantum computers [Front. Comp. Sci'25]
- SoteriaQ [IEEE QCE'26]

Some of Our Work on Quantum Computer Cybersecurity (QCC)



A Quantum Computer Trusted Execution environment [IEEE CAL'23]

Dynamic Pulse Switching for Protection of Quantum Computation on Untrusted Clouds [IEEE HOST'24]

Protecting quantum computers with a trusted controller [IEEE QCE'24]

Trusted execution environments for quantum computers [Front. Comp. Sci'25]

QCCS 2026


4th Annual Quantum Computer Cybersecurity Symposium

To be held November 11 to 13, 2026 at The Guild Lounge in Scott Hall at Northwestern University

<https://caslab.io/events/qccs/>



Implementing Post-Quantum Cryptography and Security of Quantum Computers



Thank you!

<https://sanjaydeshpande.phd/>