Cryptography

Storing Less in-the-Head: An Area-Efficient Hardware Architecture for SDitH-v2
Correlation Power Analysis of Hamming-Quasi Cyclic
Hardware Realization and Implementation Security Evaluation of HQC
Performance Analysis of Parameterizable HQC Hardware Architecture