Sanjay Deshpande
Sanjay Deshpande
Home
Research Directions
Experience
Teaching
Talks
Publications
Academic Service
Light
Dark
Automatic
Cryptography
Accelerating FrodoKEM in Hardware
Sanjay Deshpande
,
Patrick Longa
,
Jakub Szefer
PDF
Cite
Hardware Realization and Implementation Security Evaluation of HQC, A NIST Standard
Nov 20, 2025
Academia Sinica
Sanjay Deshpande
Hardware Realization and Implementation Security Evaluation of HQC, A NIST PQC Standard
Oct 23, 2025
New York University
Sanjay Deshpande
SPHINCSLET - An Area-Efficient Accelerator for the Full SPHINCS+ Digital Signature Algorithm
Sep 25, 2025
Sixth NIST PQC Standardization Conference
Sanjay Deshpande
Hardware Implementation Efficiency and Security Evaluation of HQC - A NIST PQC Standard
Aug 13, 2025
Indian Institute of Technology
Sanjay Deshpande
Unified MEDS Accelerator
Sanjay Deshpande
,
Yongseok Lee
,
Mamuri Nawan
,
Kashif Nawaz
,
Ruben Niederhagen
,
Yunheung Paek
,
Jakub Szefer
PDF
Cite
Code
Hardware Implementation Efficiency and Security Evaluation of HQC - A NIST PQC Standard
May 14, 2025
Northwestern University
Sanjay Deshpande
SPHINCSLET: An Area-Efficient Accelerator for the Full SPHINCS+ Digital Signature Algorithm
Sanjay Deshpande
,
Yongseok Lee
,
Cansu Karakuzu
,
Jakub Szefer
,
Yunheung Paek
PDF
Cite
Code
DOI
SDitH in Hardware
Sep 6, 2024
IACR TCHES 2024
Sanjay Deshpande
SDitH in Hardware
May 25, 2024
CBCrypto 2024
Sanjay Deshpande
«
»
Cite
×